

Cycle	reset	pc	instr	branch	srca	srcb	aluout	zero	pcsrc	writedata	memwrite	read data
1	1	00	addi \$2,\$0,5 20020005	0	0	5	5	0	0	0	0	x
2	0	04	addi \$3,\$0,12 2003000c	0	0	c	c	0	0	0	0	x
3	0	08	addi \$7,\$3,-9 20067fff7	0	c	-9	3	0	0	0	0	x
4	0	0C	OR \$4 \$7 \$2 00e22025	0	3	5	7	0	0	5	0	x
5	0	10	AND \$5 \$3 \$4 00642824	0	c	7	4	0	0	7	0	x
6	0	14	ADD \$5 \$5 \$4 00a42820	0	4	7	b	0	0	7	0	x
7	0	18	BEQ \$5 \$7 10 10a7000a	1	b	3	8	0	0	3	0	x
8	0	1c	SLT \$4 \$3 \$4 0064202a	0	c	7	0	1	0	7	0	x
9	0	20	BEQ \$4 \$0 1 10800001	1	0	0	0	1	1	0	0	x
			ADDI \$5 \$0 0 20050000									
10	0	28	SLT \$4 \$7 \$2 00e2202a	0	3	5	1	0	0	5	0	x
11	0	2c	ADD \$7 \$4 \$5 00853820	0	1	b	c	0	0	b	0	x
12	0	30	SUB \$7 \$7 \$2 00e23822	0	c	5	7	0	0	5	0	x
13	0	34	SW \$7 68 \$3 ac670044	0	c	44	50	0	0	7	1	x
14	0	38	LW \$2 80 \$0 8c020050	0	0	50	50	0	0	5	0	7
15	0	3c	J 0x0000011 08000011	0	0	0	0	1	0	0	0	x
			ADDI \$2 \$0 1 20020001									
16	0	44	SW \$2 84 \$0 ac020054	0	0	54	54	0	0	7	1	x